

High-Performance AlGaIn/GaN/Si Power MOSHEMTs With ZrO₂ Gate Dielectric

Huaxing Jiang^{1b}, Member, IEEE, Chao Liu^{1b}, Kar Wei Ng,
Chak Wah Tang, and Kei May Lau^{1b}, Fellow, IEEE

Abstract—We report on the power performance of GaN-on-Si metal–oxide–semiconductor high electron mobility transistors (MOSHEMTs) with a high- k ZrO₂ gate dielectric formed by atomic layer deposition. As a result of the high-quality ZrO₂ and ZrO₂/AlGaIn interface, the MOSHEMTs demonstrate an excellent ON/OFF current ratio of 5×10^{10} , a steep subthreshold slope of 66 mV/dec, a small hysteresis of ~ 0.05 V, and a high breakdown voltage of 1084 V at 1 μ A/mm. Effective suppression of current collapse with a dynamic-to-static ON-resistance ratio of 1.78 at a drain bias of 600 V is also achieved in the device. Benefiting from the highly uniform gate stack, large-area devices with a gate width of 20 mm were also demonstrated using the ZrO₂ gate dielectric, exhibiting a maximum output current of 7.4 A, a low ON-resistance of 0.66 Ω , and a high breakdown voltage of 650 V at an OFF-state drain current of 1 μ A/mm.

Index Terms—III-nitride, gate dielectric, leakage, metal–oxide–semiconductor high electron mobility transistors (MOSHEMTs), power, ZrO₂.

I. INTRODUCTION

HIGH electron mobility transistors (HEMTs) based on AlGaIn/GaN heterostructures are promising candidates for high-frequency power switching applications [1]. To block the gate leakage and enhance gate swing in the HEMT devices, metal–oxide–semiconductor HEMT (MOSHEMT) structures with a gate dielectric have been extensively investigated [2], [3]. To ensure reliable and energy-efficient power-switching operation, the use of high-quality gate dielectric in III-nitride MOSHEMTs is of great importance.

In selecting the gate dielectrics, a thick insulating material with a high dielectric constant is desired to achieve a minimal gate leakage and excellent electrostatic control over the channel. Most of the conventional dielectric materials (e.g., SiO₂, SiN, and Al₂O₃) with relatively low dielectric constant $\epsilon < 10$ are not ideal [4]. In contrast, ZrO₂,

a dielectric with $\epsilon > 20$, is very attractive to serve as a gate insulator material [5]. In the past decade, ZrO₂ formed by several methods such as e-beam evaporation [6], metal-organic chemical vapor deposition (MOCVD) [7], and plasma-assisted or thermal atomic layer deposition (ALD) [8]–[10] has been studied as the gate dielectric for GaN MOSHEMTs. Generally, the ALD approach can deliver a better film quality. However, unlike the ALD-deposited Al₂O₃ that is usually amorphous, ZrO₂ tends to be polycrystalline with increased deposition thickness and the film quality highly depends on the deposition conditions [5], [11]. Challenges such as large gate leakage and high interface trap density are still present in GaN MOSHEMTs using a ZrO₂ gate dielectric. Moreover, most of the reported devices to date were focused on low-voltage device characterization. Studies on the high voltage and dynamic performance of GaN MOSHEMTs using ZrO₂ gate dielectric are still missing. In addition, ZrO₂-gated MOSHEMTs with low leakage current, high ON/OFF current ratio, small gate lag, minimal hysteresis, high breakdown voltage, and low current collapse are yet to be demonstrated simultaneously.

In this paper, we report GaN MOSHEMTs on Si with an ALD ZrO₂ gate dielectric, exhibiting a high breakdown voltage (V_{BR}) over 1 kV at I_D of 1 μ A/mm. A low dynamic-to-static ON-resistance (R_{ON}) ratio of 1.78 at an OFF-state V_{DS} of 600 V was achieved. A superior gate stack has been implemented incorporating the high-quality ZrO₂, leading to a high ON/OFF current ratio of 5×10^{10} , a steep subthreshold slope (SS) of 66 mV/dec, and a minimal hysteresis of 50 mV.

II. HETEROSTRUCTURE DESIGN AND DEVICE FABRICATION

The AlGaIn/GaN HEMT structure was grown on a 6-in n-type Si (111) substrate by an MOCVD. The epitaxial structure, from bottom to top, consists of a composite buffer of 0.3- μ m AlN, followed by a 1- μ m step-graded AlGaIn and a 2.5- μ m carbon-doped GaN, a 0.5- μ m unintentionally-doped GaN channel layer, a 1-nm AlN spacer, a 20-nm Al_{0.25}Ga_{0.75}N barrier, and a 5-nm *in situ* SiN cap, as shown in Fig. 1(a). The Hall-effect measurement showed a sheet resistance of $\sim 344 \Omega/\text{sq}$, a 2-D electron gas density of $1.05 \times 10^{13} \text{ cm}^{-2}$, and an electron mobility of 1730 $\text{cm}^2/\text{V}\cdot\text{s}$. The device fabrication started with source/drain ohmic metallization [12], [13], followed by a 100-nm plasma enhanced chemical vapor deposition (PECVD) SiN passivation. The device isolation was performed using argon ion implantation. The gate window was

Manuscript received August 20, 2018; revised September 29, 2018; accepted October 2, 2018. Date of publication October 25, 2018; date of current version November 26, 2018. This work was supported by the Research Grants Council within the Theme-Based Research Scheme, Hong Kong, under Grant T23-612/12R. The review of this paper was arranged by Editor P. J. Fay. (Corresponding author: Kei May Lau.)

H. Jiang, C. Liu, C. W. Tang, and K. M. Lau are with the Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Hong Kong (e-mail: hjiaingab@connect.ust.hk; cliuaj@connect.ust.hk; eewilson@ust.hk; eekmlau@ust.hk).

K. W. Ng is with the Institute of Applied Physics and Materials Engineering, University of Macau, Taipa, China (e-mail: billyng@umac.mo).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TED.2018.2874075




Fig. 1. (a) Cross-sectional schematic of fabricated GaN MOSHEMTs on Si with a 28-nm ZrO_2 gate dielectric. (b) Cross-sectional TEM image of the gate stack.

opened by removing both the PECVD and *in situ* SiN using a low-power (20 W) SF_6 -based inductively coupled plasma dry etch. After the barrier surface was cleaned by a diluted HCl solution ($\text{HCl}:\text{H}_2\text{O} = 1:3$), a 28-nm ZrO_2 dielectric was deposited at 200 °C by ALD, using Tetrakis (ethylmethylamino) zirconium and H_2O vapor as precursors. Then, the Ni/Au-based gate metal was formed. After deionized water cleaning, the devices were passivated with another 300-nm PECVD SiN. Finally, the Al-based pad metal was deposited. For comparison, a reference sample of HEMT with a Schottky gate (SG) was also fabricated using the same epi structure and process except for the gate formation. Unless otherwise specified, the devices in this paper feature a T-shaped gate structure with a gate foot length (L_G) of 2 μm and a gate overhang of 2 μm on both the source and drain sides, a gate-drain distance (L_{GD}) of 14 μm , a gate-source distance (L_{GS}) of 4 μm , and a gate width of 200 μm . The gate overhang on the drain side naturally serves as a gate-connected field plate, reducing the peak field at the gate foot edge. Fig. 1(b) shows the cross-sectional transmission electron microscope (TEM) image of the gate stack with ZrO_2 gate dielectric, depicting an abrupt interface between ZrO_2 and AlGaIn barrier.

III. DEVICE RESULTS AND DISCUSSION

A. High- k ZrO_2 and Interface Characterization

The chemical composition of the ALD ZrO_2 gate dielectric was investigated by the X-ray photoelectron spectroscopy (XPS) measurement on an as-grown GaN HEMT sample covered by 28-nm ZrO_2 . The atomic concentration analysis revealed an O/Zr ratio of 1.79. Fig. 2 depicts the XPS spectrum of Zr 3d core level of the ZrO_2 . The spectrum shows doublet peaks with the centered binding energy of 182.3 and 184.7 eV, corresponding to Zr 3d_{5/2} and Zr 3d_{3/2}, respectively. The binding energy of Zr 3d_{5/2} in ZrO_2 (oxidation state Zr^{4+}) is close to the reported value [14].

Fig. 3 shows the multifrequency capacitance–voltage (C – V) curves for the two samples, which were measured on circular MOS capacitors (MOSCAPs) with a diameter of 200 μm . The C – V curves of the MOSCAP with ZrO_2 gate dielectric show minimal frequency dispersion, suggesting a low interface trap density. By using a parallel conductance method [13], the interface trap density was extracted to be $\sim 1.2 \times 10^{12} \text{ cm}^{-2} \text{ eV}^{-1}$. Correlating the accumulation capacitance of the




Fig. 2. XPS spectrum of Zr 3d core level of 28-nm ZrO_2 on AlGaIn/GaN HEMT on Si.




Fig. 3. Multifrequency C – V characteristics of circular-shaped MOS diodes with ZrO_2 gate dielectric and SG.

HEMT to that of the MOSHEMT, the relative dielectric constant of ZrO_2 in this paper was estimated to be as high as ~ 29 , which is much higher than that in [9] and [10]. The dielectric constant of ZrO_2 is a function of its crystalline structure [5]. The high dielectric constant in this paper could be due to the partial formation of tetragonal and/or cubic phase ZrO_2 during the ALD [15]. To verify the speculation, we examined the crystal quality of the ALD ZrO_2 with high-resolution TEM and X-ray diffraction (XRD). Fig. 4(a) shows the cross-sectional high-resolution TEM image of ZrO_2 on AlGaIn barrier. In addition to the abrupt interface between ZrO_2 and AlGaIn, the ZrO_2 is found to be polycrystalline with observable lattice fringes. The appearance of Moiré fringes indicates the overlapping of crystal grains with different orientations. The XRD measurement for a 28-nm ZrO_2 on Si (001) substrate clearly depicts peaks at ~ 30.4 and ~ 35.2 arcsec [Fig. 4(b)], which corresponds to certain crystal planes of tetragonal phase and cubic phase ZrO_2 , confirming the existence of tetragonal and/or cubic phase of ZrO_2 in this paper [16]. Gate dielectrics with such a high dielectric constant can result in effective coupling of the gate bias to the surface potential of the barrier; thus, the negative shift in the threshold voltage of the MOSHEMT with such a thick ZrO_2 gate dielectric is rather limited. On the other hand, negative charges from F^- residual due to the gate window opening might exist at the ZrO_2 /AlGaIn interface, which could reversely shift the threshold voltage to the positive direction. As a combined effect, only a small difference in the threshold voltage of C – V curves for the SG HEMTs and ZrO_2 -gated MOSHEMTs is observed.




Fig. 4. (a) Cross-sectional TEM image of the ZrO₂ in this paper. (b) XRD pattern of 28-nm ZrO₂ on Si.




Fig. 5. Comparison of transfer characteristics of MOSHEMTs with ZrO₂ gate dielectric and HEMT with SG (a) in semilog scale and (b) linear scale.

B. DC and Gate-Lag Performance

Fig. 5 shows the comparison of the double-sweep transfer characteristics of representative devices from the sample with ZrO₂ gate dielectric and from the reference sample. The ZrO₂-gated device exhibits a very low OFF-state leakage of 1×10^{-8} mA/mm at V_{DS} of 10 V, which is four orders of magnitude lower than that of the SG HEMTs. The low OFF-state leakage current results in an extremely high ON/OFF current ratio of $\sim 5 \times 10^{10}$, which is the highest value achieved in any reported GaN MOSHEMTs with ZrO₂ gate dielectric, to the best of our knowledge. Even though the ZrO₂ gate dielectric is 28 nm thick, the SS is still as small as 66 mV/dec, indicating efficient gate control over the channel. The nearly ideal SS is also the lowest value among all the ZrO₂-gated GaN MOSHEMTs ever reported. For comparison, the SS is 94 mV/dec for the SG HEMTs. The double-sweep transfer characteristics of the device with ZrO₂ also exhibit a negligible hysteresis of 50 mV (at a sweeping rate of 800 mV/s). The forward breakdown voltage of the MOS gate stack is 11.8 V, revealing a breakdown strength of 4.2 MV/cm for the 28-nm ZrO₂ gate dielectric in this paper. The breakdown field can be further improved by optimizing the ZrO₂ deposition conditions. Moreover, the MOSHEMT with ZrO₂ gate dielectric shows a high peak transconductance of 127 mS/mm, which is very close to that (132 mS/mm) of the SG HEMT, even though the gate-to-channel distance in the MOSHEMTs is 28 nm larger than that of the HEMTs.

Fig. 6 shows the comparison of the output characteristics of the ZrO₂-gated MOSHEMTs and SG HEMTs under both dc and gate-pulsed conditions. The saturation drain current at V_{GS} of 2 V is 550 and 415 mA/mm for the MOSHEMT




Fig. 6. Comparison of dc and gate-pulsed output characteristics of (a) ZrO₂-gated MOSHEMTs and (b) SG HEMTs.

and HEMT, respectively. The slightly higher maximum drain current in the output curve measurement of the MOSHEMT than that in the transfer measurement may be due to the alleviated trapping effect or neutralized negative charges in the gate stack by the prolonged ON-state positive-gate bias stress time during the V_{DS} sweeping. The specific ON-resistances ($R_{ON,sp}$) of the MOSHEMT and HEMT are calculated to be 2.3 and 3.1 $\text{m}\Omega \cdot \text{cm}^2$, respectively, taking a 1.5- μm transfer length for each ohmic contact into account. The enhanced drain current and reduced ON-resistance in MOSHEMTs signify the passivation effect of ZrO₂. For the gate-pulsed measurement, the quiescent gate bias V_{GS0} was -10 V, the pulsed width was 500 μs , and the pulse period was 500 ms. The dc and pulsed output characteristics of the MOSHEMTs show minimal dispersion, revealing little gate-lag effect in the device. In contrast, the SG HEMT exhibits considerably larger dispersion between the dc and gate-pulsed measurements. The suppressed gate-lag effect in the MOSHEMTs implies effective surface passivation of ZrO₂ gate dielectric to mitigate the electron trapping in the gate stack under OFF-state gate stress.

C. OFF-State Performance

Fig. 7(a) plots the OFF-state I_D versus drain bias for the MOSHEMTs with ZrO₂ gate dielectric. V_{BR} is as high as 1084 V when I_D reaches 1 $\mu\text{A}/\text{mm}$ with the substrate floating, resulting in a high-power figure of merit ($\text{FOM} = V_{BR}^2 / R_{ON,sp}$) of 511 MW/cm^2 . The OFF-state I_D shown in the inset is as low as 1.5 nA/mm at V_{DS} of 200 V. Benefiting from the high-quality ZrO₂, the drain-to-gate leakage under reversed V_{GD} has been greatly suppressed. The eventual OFF-state I_D arises from the source terminal. The high breakdown voltage with a low leakage current suggests the excellent current-blocking capability of the MOS gate stack and good management of peak electric field at the gate edge on the drain side. However, V_{BR} of the MOSHEMTs will be decreased to 570 V defined at I_D of 1 $\mu\text{A}/\text{mm}$ when the substrate of the sample is grounded. The drain leakage current mainly comes vertically from the substrate terminal. The breakdown voltage can be further improved with thicker carbon-doped buffer. Since the HEMT shows a high OFF-state leakage current from the beginning




Fig. 7. (a) OFF-state drain leakage current versus drain bias. Inset: semilog plot of I_{DS} for V_{DS} under 200 V. (b) Benchmarking of $R_{ON,sp}$ versus V_{BR} of GaN MOSHEMTs in this paper with the state-of-the-art GaN E/D-mode (MOS)HEMTs on Si by defining V_{BR} at $I_{OFF} \leq 1 \mu\text{A/mm}$.




Fig. 8. Dynamic R_{ON} over static R_{ON} ratio as a function of OFF-state drain bias. The substrate was floating during the measurement.

due to the high gate-leakage current, the breakdown voltage is even less than 100 V defined at I_D of $1 \mu\text{A/mm}$. Fig. 7(b) benchmarks $R_{ON,sp}$ versus V_{BR} of the GaN MOSHEMTs using ZrO_2 gate dielectric in this paper with the state-of-the-art GaN E/D-mode (MOS)HEMTs on Si by defining V_{BR} at I_{OFF} of $1 \mu\text{A/mm}$. The MOSHEMT in this paper shows a well-balanced relationship between $R_{ON,sp}$ and V_{BR} , which is comparable to the best device results reported recently.

D. Dynamic ON-Resistance Characterization

The dynamic R_{ON} for the ZrO_2 -gated MOSHEMT was evaluated using a fast switching high-voltage measurement.




Fig. 9. (a) Output characteristics and (b) OFF-state leakage current of large-area GaN MOSHEMTs with 20-mm gate width. The inset in (b) shows the top-view optical microscope image of the large-area device.

The measurement setup is similar to that described in [17]. The ON-state was set as $V_{GS} = 2$ V and $V_{DS} = 1$ V. At the OFF-state, V_{GS} was fixed at -5 V and the OFF-state stress time was 10 ms. The dynamic R_{ON} was measured at $200 \mu\text{s}$ after switching from OFF- to ON-state. The substrate of the sample was floating during the measurement. Fig. 8 plots the dynamic R_{ON} to static R_{ON} ratio under various OFF-state drain voltages. A slight degradation of R_{ON} is observed with the increase in drain bias. Nevertheless, the dynamic R_{ON} is maintained to be only $1.78\times$ the static value at V_{DS} of 600 V, indicating effective suppression of current collapse. In addition to the effective surface passivation of bilayer SiN in the access region and reduction of peak electric field using gate-connected field plate, the low dynamic-to-static R_{ON} ratio also reveals the stable gate stack with mitigated electron trapping and robust device operation under high-voltage stress using the ZrO_2 gate dielectric. Due to the low breakdown voltage of the SG HEMTs, the high-voltage dynamic R_{ON} measurement was not performed. Given the severe gate lag in the HEMT shown in Fig. 6(b), the peak electric field at the gate edge will aggravate the trapping effect in the gate stack if it is under high-voltage OFF-state V_{DS} stress. As a result, more serious degradation in dynamic R_{ON} can be anticipated in the HEMT when compared to the ZrO_2 -gated MOSHEMT. Hence, it would be beneficial to use gate dielectrics to passivate the barrier surface in the gate stack and suppress the dynamic R_{ON} degradation.

E. Large-Area GaN MOSHEMTs

After validating the high- k ZrO_2 as an excellent gate dielectric, we also fabricated large-area $\text{ZrO}_2/\text{AlGaIn}/\text{GaN}$ MOSHEMTs with a maximum gate width of 20 mm. The devices featured a multifinger layout to reduce the gate resistance with each finger width of 500 μm . The final power metal layer for interconnection is 800 nm in thickness. Other device dimensions are the same as the aforementioned small ones. A top-view microscope image of the device with 20-mm gate width is shown in Fig. 9 (inset). The large-area device exhibited a maximum pulsed output current of 7.4 A and a low accompanied R_{ON} of 0.66 Ω , as shown in Fig. 9(a). The current density at V_{GS} of 2 V is only 280 mA/mm, which is relatively low compared to that of the small devices, probably due to the large contact resistance resulted from the long and thin power metal bar for the source/drain contact in the large-area devices. Taking the whole active area of the device into account along with the exclusion of the bonding pad area, $R_{\text{ON,SP}}$ is calculated to be 2.64 $\text{m}\Omega \cdot \text{cm}^2$. Fig. 9(b) shows the OFF-state drain leakage current of the large-area device. The substrate is floating during the OFF-state measurement. Attributed to the excellent leakage-blocking capability of the MOS gate stack and high-resistivity GaN buffer, the device with 20-mm gate width exhibited a high breakdown voltage of 650 V defined at an OFF-state I_{D} of 1 $\mu\text{A}/\text{mm}$. The OFF-state I_{D} mainly arises from the source terminal. Although the breakdown voltage of the large devices is degraded compared to that of the small ones, resulting from the uniformity concern from multiple factors including epilayers, passivation technology, and line edge roughness of gate and drain metal fingers (local high electric field might exist due to the nonsmooth metal edge by the liftoff process), the value of 650 V is still decent to suggest the uniform gate control over the channel for the 20-mm-wide MOSHEMTs using the ZrO_2 gate dielectric in the MOS stack. To the best of our knowledge, this is also the first demonstration of large-area GaN MOSHEMTs on Si with a high- k ZrO_2 gate dielectric.

IV. CONCLUSION

In conclusion, we have demonstrated high-performance GaN power MOSHEMTs on Si with an ALD ZrO_2 gate dielectric. The gate control over the channel can be greatly enhanced by implementing the high- k ZrO_2 in the gate stack. OFF-state leakage current can also be significantly suppressed; thus, a high breakdown voltage is achieved. The high-quality gate stack also facilitates stable device operation, as evidenced by the small dynamic-to-static ON-resistance ratio. The successful demonstration of large-area devices reveals excellent uniformity of the MOS gate stack. The results show the enormous potential of using high- k ZrO_2 as a gate dielectric in GaN MOSHEMTs for efficient power-switching applications.


ACKNOWLEDGMENT

The authors would like to thank Dr. X. Lu from the South China University of Technology for many helpful discussions, Dr. Q. Li from The Hong Kong University

of Science and Technology (HKUST), Hong Kong, for X-ray diffraction characterization, Prof. H. Yu's research group from the Southern University of Science and Technology for the help of dynamic characterization, and the staff of the NFF and MCPF from HKUST for their technical support.

REFERENCES

- [1] M. Ishida, T. Ueda, T. Tanaka, and D. Ueda, "GaN on Si technologies for power switching devices," *IEEE Trans. Electron Devices*, vol. 60, no. 10, pp. 3053–3059, Oct. 2013, doi: [10.1109/TED.2013.2268577](#).
- [2] X. Liu *et al.*, "AlGaIn/GaN metal-oxide-semiconductor high-electron-mobility transistors with a high breakdown voltage of 1400 V and a complementary metal-oxide-semiconductor compatible gold-free process," *Jpn. J. Appl. Phys.*, vol. 52, no. 4S, p. 04CF06, 2013, doi: [10.7567/JJAP.52.04CF06](#).
- [3] M. Van Hove *et al.*, "CMOS process-compatible high-power low-leakage AlGaIn/GaN MISHEMT on silicon," *IEEE Electron Device Lett.*, vol. 33, no. 5, pp. 667–669, May 2012, doi: [10.1109/LED.2012.2188016](#).
- [4] Z. Yatabe, J. T. Asubar, and T. Hashizume, "Insulated gate and surface passivation structures for GaN-based power transistors," *J. Phys. D, Appl. Phys.*, vol. 49, no. 39, p. 393001, 2016, doi: [10.1088/0022-3727/49/39/393001](#).
- [5] D. Panda and T.-Y. Tseng, "Growth, dielectric properties, and memory device applications of ZrO_2 thin films," *Thin Solid Films*, vol. 531, pp. 1–20, Mar. 2013, doi: [10.1016/j.tsf.2013.01.004](#).
- [6] K. Balachander, S. Arulkumaran, H. Ishikawa, K. Baskar, and T. Egawa, "Studies on electron beam evaporated $\text{ZrO}_2/\text{AlGaIn}/\text{GaN}$ metal-oxide-semiconductor high-electron-mobility transistors," *Phys. Status Solidi A*, vol. 202, no. 2, pp. R16–R18, 2005, doi: [10.1002/pssa.200409084](#).
- [7] J. Kuzmik *et al.*, "Technology and performance of InAlN/AlN/GaN HEMTs with gate insulation and current collapse suppression using ZrO_2 or HfO_2 ," *IEEE Trans. Electron Devices*, vol. 55, no. 3, pp. 937–941, Mar. 2008, doi: [10.1109/TED.2007.915089](#).
- [8] P. von Hauff, A. Afshar, A. Foroughi-Abari, K. Bothe, K. Cadien, and D. Barlage, " ZrO_2 on GaN metal oxide semiconductor capacitors via plasma assisted atomic layer deposition," *Appl. Phys. Lett.*, vol. 102, no. 25, p. 251601, 2013, doi: [10.1063/1.4812475](#).
- [9] G. Ye *et al.*, "Atomic layer deposition of ZrO_2 as gate dielectrics for AlGaIn/GaN metal-insulator-semiconductor high electron mobility transistors on silicon," *Appl. Phys. Lett.*, vol. 103, no. 14, p. 142109, 2013, doi: [10.1063/1.4824445](#).
- [10] T. J. Anderson *et al.*, "Enhancement mode AlGaIn/GaN MOS high-electron-mobility transistors with ZrO_2 gate dielectric deposited by atomic layer deposition," *Appl. Phys. Express*, vol. 9, no. 7, p. 071003, 2016, doi: [10.7567/APEX.9.071003](#).
- [11] M. Cassir, F. Goubin, C. Bernay, P. Vernoux, and D. Lincot, "Synthesis of ZrO_2 thin films by atomic layer deposition: Growth kinetics, structural and electrical properties," *Appl. Surf. Sci.*, vol. 193, pp. 120–128, Jun. 2002, doi: [10.1016/S0169-4332\(02\)00247-7](#).
- [12] H. Jiang, X. Lu, C. Liu, Q. Li, and K. M. Lau, "Off-state drain leakage reduction by post metallization annealing for $\text{Al}_2\text{O}_3/\text{GaN}/\text{AlGaIn}/\text{GaN}$ MOSHEMTs on Si," *Phys. Status Solidi A*, vol. 213, no. 4, pp. 868–872, 2016, doi: [10.1002/pssa.201532730](#).
- [13] H. Jiang, C. Liu, Y. Chen, X. Lu, C. W. Tang, and K. M. Lau, "Investigation of *in situ* SiN as gate dielectric and surface passivation for GaN MISHEMTs," *IEEE Trans. Electron Devices*, vol. 64, no. 3, pp. 832–839, Mar. 2017, doi: [10.1109/TED.2016.2638855](#).
- [14] G. Ye *et al.*, "Band alignment between GaN and ZrO_2 formed by atomic layer deposition," *Appl. Phys. Lett.*, vol. 105, no. 2, p. 022106, 2014, doi: [10.1063/1.4890470](#).
- [15] D. Fischer and A. Kersch, "The effect of dopants on the dielectric constant of HfO_2 and ZrO_2 from first principles," *Appl. Phys. Lett.*, vol. 92, no. 1, p. 012908, 2008, doi: [10.1063/1.2828696](#).
- [16] D. M. Hausmann and R. G. Gordon, "Surface morphology and crystallinity control in the atomic layer deposition (ALD) of hafnium and zirconium oxide thin films," *J. Cryst. Growth*, vol. 249, pp. 251–261, Feb. 2003, doi: [10.1016/S0022-0248\(02\)02133-4](#).
- [17] Z. Zhang *et al.*, "Studies on high-voltage GaN-on-Si MIS-HEMTs using LPCVD Si_3N_4 as gate dielectric and passivation layer," *IEEE Trans. Electron Devices*, vol. 63, no. 2, pp. 731–738, Feb. 2016, doi: [10.1109/TED.2015.2510445](#).



Huaxing Jiang (S'13–M'18) received the B.S. degree in electronic engineering from Zhejiang University, Hangzhou, China, and the Ph.D. degree in electronic and computer engineering from The Hong Kong University of Science and Technology (HKUST), Hong Kong.

He is currently a Post-Doctoral Fellow with HKUST. His current research interests include the design and fabrication of GaN-based devices for power and RF applications.




Kar Wei Ng received the Ph.D. degree in electrical engineering and computer sciences from the University of California at Berkeley, Berkeley, CA, USA, in 2013.

He was with Taiwan Semiconductor Manufacturing Company, Hsinchu, Taiwan, as a Principal Engineer, until 2016. He is currently an Assistant Professor with the University of Macau, Taipa, China.



Chak Wah Tang received the M.S. degree in electrical engineering from National Cheng Kung University, Tainan, Taiwan, in 1996.

He is currently with The Hong Kong University of Science and Technology, Hong Kong. His current research interests include materials epitaxial growth by metal-organic chemical vapor deposition.



Chao Liu received the B.S. and M.Eng. degrees in materials physics from South China Normal University, Guangzhou, China, and the Ph.D. degree in electronic and computer engineering from The Hong Kong University of Science and Technology, Hong Kong.

He is currently a Collaborator Scientist with the Swiss Federal Institute of Technology in Lausanne (EPFL), Lausanne, Switzerland. His current research interests include III-nitride electronics and photonics and their monolithic integration.



Kei May Lau (S'78–M'80–SM'92–F'01) received the B.S. and M.S. degrees in physics from the University of Minnesota, Minneapolis, MN, USA, and the Ph.D. degree in electrical engineering from Rice University, Houston, TX, USA.

She was a Professor at the University of Massachusetts, Amherst, MA, USA, until 2000. She is currently a Chair Professor with The Hong Kong University Science and Technology, Hong Kong, where she holds the Fang Chair in engineering.