

GaN quasi-vertical trench MOSFETs grown on Si substrate with ON-current exceeding 1 A

Renqiang Zhu¹, Huaxing Jiang^{1*}, Chak Wah Tang¹, and Kei May Lau^{1,2*}

¹Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology, Clear Water Bay, Kowloon, Hong Kong, People's Republic of China

²Department of Electronic Engineering, Chinese University of Hong Kong, Shatin, Hong Kong, People's Republic of China

*E-mail: hjiangab@connect.ust.hk; eeekmlau@ust.hk

Received October 7, 2022; revised October 31, 2022; accepted November 13, 2022; published online November 24, 2022

This work reports GaN quasi-vertical trench MOSFETs grown on 6-inch Si substrates. The device with single-trench design shows a specific ON-resistance of 0.84 mΩ·cm², a maximum drain current density of 5.0 kA cm⁻², and a breakdown voltage of 320 V, after fine-tuning of the channel doping and employment of a thick bottom dielectric process. The large-area (~0.54 mm²) GaN-on-Si trench MOSFET with multiple-finger design shows an ON-current of 1.1 A, an ON-resistance of 4.0 Ω and a breakdown voltage of 205 V. © 2022 The Japan Society of Applied Physics

Vertical GaN transistors are attracting extensive attention in high voltage [with breakdown voltage (V_{BR}) > 1 kV] applications.¹⁾ Because of the vertical topology, a higher V_{BR} can be effectuated by introducing a thicker drift layer without increasing the device area.¹⁾ In the past decade, high-performance GaN vertical transistors, including current aperture vertical electron transistors,^{2–7)} fin power FETs,^{8–10)} and trench MOSFETs^{11–19)} have been demonstrated. Compared with other types of vertical transistors, GaN trench MOSFETs have the advantages of a simpler fabrication process and larger V_{th} .¹⁾ High-performance GaN trench MOSFETs with V_{BR} over 1 kV have been successfully demonstrated based on bulk GaN substrates.^{11,12)} However, the high cost and limited size of low-defect-density GaN substrates have limited the scaling of volume production. As a more cost-effective platform, GaN-on-Si has been explored for GaN vertical devices. Recently, quasi- and fully-vertical GaN trench MOSFETs with large V_{th} have been reported on Si substrates.^{14–17)} The reported GaN-on-Si trench MOSFETs showed relevantly high specific ON-resistance ($R_{ON,sp} > 4$ mΩ·cm²).^{14–17)} In addition, the demonstrated devices employing single-trench design provided a limited maximum ON-current (<10 mA).^{14–17)}

In this letter, we report GaN-based quasi-vertical trench gate MOSFETs on cost-effective Si substrate with ON-current exceeding 1 A. The best device with single-trench design shows a low $R_{ON,sp}$ of 0.84 mΩ·cm², a high maximum drain current density ($I_{D,max}$) of 5.0 kA cm⁻², a high V_{th} of 5.3 V (at $I_D = 1$ A cm⁻²) and a V_{BR} of 320 V, after fine-tuning of the channel doping and adoption of a thick bottom dielectric process. The fabricated large-area (~0.54 mm²) device with a multiple-finger design presents a maximum drain current of 1.1 A, an ON-resistance of 4.0 Ω, a high V_{th} of 6.5 V (from linear extrapolation), and a V_{BR} of 205 V.

The epitaxial layers for device fabrication were grown on 6-inch Si substrates by metal-organic chemical vapor deposition (MOCVD), from bottom to top, consisting of a 1.3 μm AlN/AlGaIn based buffer layer, a 1 μm n⁺-GaIn [Si: 5×10^{18} cm⁻³], a 2 μm n⁻-GaIn [Si: 2×10^{16} cm⁻³] drift layer, a 400 nm p-GaN layer (Mg-doped), and a 200 nm n⁺-GaIn [Si: 5×10^{18} cm⁻³] layer, as presented in Fig. 1(a). Sample A, B, and C have the same epi structures except for the p-GaN channel doping (p-GaN channel doping: sample A > sample B > sample C). The estimated threading dislocation densities (TDD) are $4.12 \times$, $5.76 \times$, and 5.21×10^8 cm⁻²

for samples A, B, and C, respectively. The values were calculated using empirical equations²⁰⁾ with measured FWHM values of the X-ray omega rocking curves for (002) and (102) planes from X-ray diffraction (XRD) measurements. The same device fabrication process was applied for all the samples [Fig. 1(b)]. The device fabrication started with Cl₂/BCl₃-based dry-etching of the gate trench, followed by mesa and p-GaN body contact etching. Subsequently, an 800 °C rapid thermal annealing (RTA) was carried out in a nitrogen ambient for p-GaN activation. A 50 nm Al₂O₃ gate dielectric was deposited by atomic layer deposition (ALD). Samples were cleaned by piranha and buffered oxide etchant (BOE) before the gate dielectric deposition to improve the Al₂O₃/GaN interface.^{19,21)} Metal contacts of the body (Ni/Au metal stacks) and source/drain (Ti/Al/Ni/Au metal stacks) were evaporated and defined. Subsequently, ethylene octene copolymer (EOC) was used to fill the gate trench and etched back before the gate metal deposition, forming the thick bottom dielectric (TBD) for enhanced breakdown voltage.¹⁹⁾ The process ended with the gate metal (Ti/Al) deposition. To achieve a superior device ON-state performance, the trench sidewalls of all samples were aligned to the *m*-plane.^{16,22)} Figure 1(c) shows a cross-sectional scanning electron microscopy (SEM) image of the gate region. The thicker EOC near the trench sidewall is beneficial to relax the electric field crowding at the trench corners.¹⁹⁾

Channel doping level tuning and device design optimization (introducing the thick bottom dielectric) were performed on a single-trench device with a rectangular trench area of 4 μm × 100 μm [Fig. 1(b)]. The active area used for device key metrics normalization is $(4 \mu\text{m} + 2 \mu\text{m}) \times (100 \mu\text{m} + 2 \mu\text{m}) = 612 \mu\text{m}^2$, taking the gate trench area and the 45-degree lateral current spreading in the drift layer into consideration.^{2,3,14–17)} The total device area is 0.06 mm², including all the contact pads. Figure 2 illustrates the representative transfer, output, and OFF-state *I*–*V* curves of a single-trench device on sample C (with the lowest channel doping among the three samples) with TBD, which shows the lowest $R_{ON,sp}$, the highest $I_{D,max}$, and a large V_{th} . As shown in Fig. 2(a), the device presents a positive V_{th} of 5.3 V (at $I_D = 1$ A cm⁻²) and a V_{th} hysteresis of 0.5 V. The gate leakage is 6.9×10^{-4} A cm⁻² at $V_{GS} = 15$ V. In addition, a high $I_{D,max}$ (at $V_{GS} = 15$ V and $V_{DS} = 10$ V) of 5.0 kA cm⁻² and a low $R_{ON,sp}$ (at $V_{GS} = 15$ V and $V_{DS} = 1$ V) of 0.84 mΩ·cm²




Fig. 1. (Color online) (a) Epilayers for device fabrication. (b) Device schematic presentation of GaN trench MOSFETs with single-trench design. (c) Cross-sectional SEM image of the device gate area.




Fig. 2. (Color online) (a) Transfer, (b) output, and (c) OFF-state I - V curves of a single-trench device on sample C.

(82.3 $\text{m}\Omega\cdot\text{cm}^2$ when using total device area including pad area for $R_{\text{ON,sp}}$ normalization) are also demonstrated [Fig. 2(b)]. The V_{BR} (hard breakdown) is 320 V (measured at $V_{\text{GS}}=0\text{V}$), as shown in Fig. 2(c).

The good ON-state performance of sample C results from the fine-tuning of channel doping. Figure 3 presents a comparison of the representative transfer, output, transconductance (g_m), and OFF-state characteristics of the

single-trench devices (all with TBD) from samples A, B, and C with varied channel doping (sample A > sample B > sample C). From samples A, B to C, the V_{th} (at $I_D = 1 \text{ A cm}^{-2}$) decreases from 6.8 V, 6.1 V to 5.3 V. From the test structures with separated body and source contacts, the extracted effective acceptor concentration (N_A) of the p-GaN channel are $2.8\times$, $2.2\times$, and $1.3\times 10^{18} \text{ cm}^{-3}$ for samples A, B and C, on the basis of the body bias effect.^{18,23} On the other hand, from samples A, B, to C, the $R_{ON,sp}$ (at $V_{GS} = 15 \text{ V}$ and $V_{DS} = 1 \text{ V}$) decreases from $1.53 \text{ m}\Omega\text{-cm}^2$, $1.21 \text{ m}\Omega\text{-cm}^2$ to $0.84 \text{ m}\Omega\text{-cm}^2$ ($149 \text{ m}\Omega\text{-cm}^2$, $118 \text{ m}\Omega\text{-cm}^2$ to $82.3 \text{ m}\Omega\text{-cm}^2$ when using total device area for $R_{ON,sp}$ normalization), corresponding to a dramatic increase of the $I_{D,max}$ (at $V_{GS} = 15 \text{ V}$ and $V_{DS} = 10 \text{ V}$) from 1.9 kA cm^{-2} , 2.9 kA cm^{-2} to 5.0 kA cm^{-2} , respectively [Fig. 3(b)]. The extracted channel mobility^{18,24} (considering the drift layer resistance of $\sim 0.18 \text{ m}\Omega\text{-cm}^2$ and contact resistance of $\sim 0.21 \text{ m}\Omega\text{-cm}^2$) is found to increase from $15.1 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$, $20.3 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ to $28.9 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ from sample A, B, to C, which could be explained by the reduced impurity scattering with lower channel doping.^{18,25} From samples A, B, to C, the peak g_m ($V_{DS} = 10 \text{ V}$) increases from 395 S cm^{-2} , 480 S cm^{-2} , to 735 S cm^{-2} [Fig. 3 (c)], indicating the enhanced gate modulation with reduced channel doping. For the OFF-state performance [Fig. 3(d)], samples A, B, and C show similar V_{BR} (hard breakdown) of 325 V, 318 V and 320 V, respectively, measured at $V_{GS} = 0 \text{ V}$. Benefiting from the lower channel doping, sample C shows a low $R_{ON,sp}$ of 0.84

$\text{m}\Omega\text{-cm}^2$ and a high $I_{D,max}$ of 5.0 kA cm^{-2} , while maintaining a high V_{th} of 5.3 V, sufficient to avoid false turn-on.

Introducing the thick bottom dielectric (TBD) process can help to improve device OFF-state performance. The device schematics of trench MOSFETs with and without TBD are presented in Figs. 4(a) and 4(b). Figure 4(c) compares the OFF-state I - V curves of vertical MOSFETs with and without the TBD process and the trial p-n diode on sample C. After introducing the TBD process, the V_{BR} of trench MOSFETs is greatly increased from 90 V to 320 V (hard breakdown in gate region), close to the V_{BR} ($\sim 360 \text{ V}$, hard breakdown) of the test p-n diode on the same sample. From the TCAD simulation, the introduction of the TBD process can reduce the peak electric field of the Al_2O_3 gate dielectric at the gate trench corner region from 4.52 to 2.03 MV cm^{-1} , at $V_{DS} = 320 \text{ V}$ and $V_{GS} = 0 \text{ V}$. The TCAD simulation results confirm the effectiveness of the TBD process in relaxing electric field strength in the trench corner region.^{19,26} For the ON-state performance, the device on sample C without TBD presents a V_{th} (at $I_D = 1 \text{ A cm}^{-2}$) of 5.2 V, a $R_{ON,sp}$ of $0.77 \text{ m}\Omega\text{-cm}^2$ and a $I_{D,max}$ of 5.6 kA cm^{-2} . Introducing the TBD process can effectively enhance V_{BR} and keep nearly identical V_{th} with a slight sacrifice in $R_{ON,sp}$ ($\sim 9\%$ higher) and $I_{D,max}$ ($\sim 11\%$ lower).^{19,26}

The top-view layout of the large-area trench MOSFET with multiple-finger design ($4 \mu\text{m} \times 500 \mu\text{m}$ for each gate trench; 20 trenches in total) is illustrated in Fig. 5(a). The cell pitch is $28 \mu\text{m}$ and the total device area is $720 \mu\text{m} \times 750 \mu\text{m} = 0.54 \text{ mm}^2$, including all the contact pads. The




Fig. 3. (Color online) (a) Transfer, (b) output, (c) trans-conductance (g_m), and (d) OFF-state characteristics of single-trench devices on samples A, B, and C with varied channel doping.




Fig. 4. (Color online) Device schematics of trench MOSFETs (a) with TBD and (b) without TBD. (c) OFF-state I_d - V curves of trench MOSFETs with and without TBD and the trial p-n diode on sample C.




Fig. 5. (Color online) (a) Top-view layout of the large-area trench MOSFET with multiple-finger design. (b) Transfer, (c) output, and (d) OFF-state I_d - V curves of the large-area vertical MOSFET on sample C. (e) $R_{ON,sp}$ versus V_{BR} benchmarking of the GaN-on-Si trench MOSFETs in this work with other reported GaN vertical transistors.

large-area device used the same fabrication procedure (with TBD) as the single-trench device described. Figures 5(b) and 5(c) show the transfer and output I - V curves of a large-area device on sample C with multiple-finger design, presenting a positive V_{th} of 6.5 V (extracted by linear extrapolation), a R_{ON} of 4.0 Ω ($V_{GS} = 15$ V) and a maximum I_{ON} of 1.1 A ($V_{GS} = 15$ V, $V_{DS} = 10$ V). To our best knowledge, this is the first demonstration of GaN vertical transistors grown on Si substrates with I_{ON} exceeding 1 A. Normalized to the total device area of 0.54 mm², the large-area device shows a $R_{ON,sp}$ of 21.6 m Ω ·cm² and a $I_{D,max}$ of 0.2 kA cm⁻². Compared with the single-trench device (normalized by active area), the large-area device (normalized by total device area) presents a higher $R_{ON,sp}$ and a lower $I_{D,max}$, which can be attributed to: (1) the current crowding effect²⁷⁾ in quasi-vertical device design; (2) yet-to-be-increased channel density (could be increased by employing hexagonal layout and decreasing the cell pitch).^{11,12,28)} Figure 5(d) presents the OFF-state performance of this large-area device, presenting a V_{BR} (hard breakdown) of 205 V. Compared with the single-trench device, the large-area device presents a lower V_{BR} , which can be explained by the increased number of dislocations (under the MOS area)²⁹⁾ and the non-uniformity issue of the TBD and gate dielectric in the large-area device.

Figure 5(e) presents the $R_{ON,sp}$ versus V_{BR} benchmarking of the GaN-on-Si trench MOSFETs in this work with other reported GaN vertical transistors. Our GaN-on-Si trench MOSFETs employing single-trench design present a Baliga's figure of merit (BFOM = $(V_{BR})^2/R_{ON,p}$) of 122 MW cm⁻², which is higher than other reported GaN-on-Si vertical transistors (using the same active area definition method for a fair comparison).¹⁴⁻¹⁷⁾ For the large-area device, a lower $R_{ON,sp}$ and a higher $I_{D,max}$ can be effectuated by: (1) introducing a thicker bottom n⁺-GaN layer with higher Si doping to reduce the influence of current crowding in the quasi-vertical design;²⁷⁾ (2) using fully-vertical GaN-on-Si technique¹⁷⁾ to eliminate the current crowding; (3) employing hexagonal layout and decreasing the cell pitch to increase the channel density.^{11,12,28)} Lower leakage current and higher V_{BR} can be achieved by: (1) introducing a thicker drift layer with lower Si doping;¹¹⁻¹³⁾ (2) optimizing the edge-terminal near the mesa region;^{11,12,30)} (3) optimizing gate trench etching, gate dielectric deposition and thick bottom dielectric processes to achieve a more stable gate MOS stack; (4) optimizing GaN-on-Si buffers to reduce the dislocation density.³¹⁾ Stable gate MOS stack for avoiding drain-to-gate hard breakdown, combined with high-quality epilayers with low dislocation density and advanced edge-termination techniques³²⁻³⁴⁾ are critical in achieving avalanche capability in GaN-on-Si vertical trench MOSFETs.

In summary, this letter reports the first demonstration of GaN-on-Si quasi-vertical trench MOSFETs with ON-current exceeding 1 A. Fine-tuning of the channel doping and employment of a TBD process led to the best device with a single-trench design showing a low $R_{ON,sp}$ of 0.84 m Ω ·cm², a high $I_{D,max}$ of 5.0 kA cm⁻², a high V_{th} of 5.3 V (at $I_D = 1$ A cm⁻²) and a V_{BR} of 320 V. The fabricated large-area (~0.54 mm²) device with multiple-finger design presents a maximum ON-current of 1.1 A, an ON-resistance of 4.0 Ω , a high V_{th} of 6.5 V (extracted by linear extrapolation), and a V_{BR} of

205 V. Those results support the potential of GaN vertical MOSFETs on Si for high-power applications.

Acknowledgments This research was supported by the Research Grants Council of Hong Kong under General Research Fund Grant No. 16215818 and the Innovation and Technology Fund of Hong Kong (MRP/039/21). The authors also thank the staff of the NFF and MCPF at HKUST for their technical support.

ORCID iDs Renqiang Zhu  <https://orcid.org/0000-0002-2456-2855> Huaxing Jiang  <https://orcid.org/0000-0003-1364-6196> Kei May Lau  <https://orcid.org/0000-0002-7713-1928>

- 1) M. Meneghini et al., *J. Appl. Phys.* **130**, 181101 (2021).
- 2) C. Gupta, S. H. Chan, Y. Enatsu, A. Agarwal, S. Keller, and U. K. Mishra, *IEEE Electron Device Lett.* **37**, 1601 (2016).
- 3) C. Gupta, C. Lund, S. H. Chan, A. Agarwal, J. Liu, Y. Enatsu, S. Keller, and U. K. Mishra, *IEEE Electron Device Lett.* **38**, 353 (2017).
- 4) D. Ji, C. Gupta, S. H. Chan, A. Agarwal, W. Li, S. Keller, U. K. Mishra, and S. Chowdhury, *IEEE Int. Electron Devices Meeting (IEDM)*, 2017, p. 9.4.1.
- 5) D. Ji, C. Gupta, A. Agarwal, S. H. Chan, C. Lund, W. Li, S. Keller, U. K. Mishra, and S. Chowdhury, *IEEE Electron Device Lett.* **39**, 711 (2018).
- 6) H. Nie, Q. Diduck, B. Alvarez, A. P. Edwards, B. M. Kayes, M. Zhang, G. Ye, T. Prunty, D. Bour, and I. C. Kizilyalli, *IEEE Electron Device Lett.* **35**, 939 (2014).
- 7) D. Shibata, R. Kajitani, M. Ogawa, K. Tanaka, S. Tamura, T. Hatsuda, M. Ishida, and T. Ueda, *2016 IEEE Int. Electron Devices Meeting (IEDM)*, 2016, p. 10.1.1.
- 8) M. Sun, Y. Zhang, X. Gao, and T. Palacios, *IEEE Electron Device Lett.* **3**, 509 (2017).
- 9) Y. Zhang, M. Sun, D. Piedra, J. Hu, Z. Liu, Y. Lin, X. Gao, K. Shepard, and T. Palacios, *2017 IEEE Int. Electron Devices Meeting (IEDM)*, 2017, p. 9.2.1.
- 10) Y. Zhang, M. Sun, J. Perozek, Z. Liu, A. Zubair, D. Piedra, N. Chowdhury, X. Gao, K. Shepard, and T. Palacios, *IEEE Electron Device Lett.* **40**, 75 (2019).
- 11) T. Oka, Y. Ueno, T. Ina, and K. Hasegawa, *Appl. Phys. Express* **7**, 021002 (2014).
- 12) T. Oka, T. Ina, Y. Ueno, and J. Nishii, *Appl. Phys. Express* **8**, 054101 (2015).
- 13) R. Li, Y. Cao, M. Chen, and R. Chu, *IEEE Electron Device Lett.* **37**, 1466 (2016).
- 14) C. Liu, R. Abdul Khadar, and E. Matioli, *IEEE Electron Device Lett.* **39**, 71 (2018).
- 15) C. Liu, R. Abdul Khadar, and E. Matioli, *IEEE Electron Device Lett.* **39**, 1034 (2018).
- 16) R. A. Khadar, C. Liu, R. Soleimanzadeh, and E. Matioli, *IEEE Electron Device Lett.* **40**, 443 (2019).
- 17) R. A. Khadar, A. Floriduz, C. Liu, R. Soleimanzadeh, and E. Matioli, *Appl. Phys. Express* **14**, 046503 (2021).
- 18) R. Zhu, H. Jiang, C. W. Tang, and K. M. Lau, *IEEE Electron Device Lett.* **42**, 970 (2021).
- 19) R. Zhu, H. Jiang, C. W. Tang, and K. M. Lau, *IEEE Electron Device Lett.* **43**, 346 (2022).
- 20) M. A. Moram and M. E. Vickers, *Rep. Prog. Phys.* **72**, 036502 (2009).
- 21) N. Nepal, N. Y. Garces, D. J. Meyer, J. K. Hite, M. A. Mastro, and C. R. Eddy Jr, *Appl. Phys. Express* **4**, 055802 (2011).
- 22) C. Gupta, S. H. Chan, C. Lund, A. Agarwal, O. S. Koksaldi, J. Liu, Y. Enatsu, S. Keller, and U. K. Mishra, *Appl. Phys. Express* **9**, 121001 (2016).
- 23) R. Hentschel, A. Wachowiak, A. Großer, S. Kotzea, A. Debal, H. Kalisch, A. Vescan, A. Jahn, S. Schmult, and T. Mikolajick, *Microelectron. J.* **91**, 42 (2019).
- 24) H. Otake, K. Chikamatsu, A. Yamaguchi, T. Fujishima, and H. Ohta, *Appl. Phys. Express* **1**, 011105 (2008).
- 25) S. Takashima, K. Ueno, H. Matsuyama, T. Inamoto, M. Edo, T. Takahashi, M. Shimizu, and K. Nakagawa, *Appl. Phys. Express* **10**, 121004 (2017).
- 26) H. Takaya, J. Morimoto, K. Hamada, T. Yamamoto, J. Sakakibara, Y. Watanabe, and N. Soejima, *25th Int. Symp. on Power Semiconductor Devices and IC's (ISPSD)*, 2013, p. 43.
- 27) Y. Zhang, M. Sun, D. Piedra, J. Hennig, A. Dadgar, and T. Palacios, *Appl. Phys. Lett.* **111**, 163506 (2017).
- 28) Z. Guo, C. Hitchcock, R. F. Karliceck Jr, G. Piao, Y. Yano, S. Koseki, T. Tabuchi, K. Matsumoto, M. Bulsara, and T. P. Chow, *Phys. Status Solidi (a)* **217**, 1900615 (2020).

- 29) C. Gupta, D. Ji, S. H. Chan, A. Agarwal, W. Leach, S. Keller, S. Chowdhury, and U. K. Mishra, *IEEE Electron Device Lett.* **38**, 1559 (2017).
- 30) Y. Zhang et al., *IEEE Trans. Electron Devices* **62**, 2155 (2015).
- 31) J. Liu, Y. Huang, X. Sun, X. Zhan, Q. Sun, H. Gao, M. Feng, Y. Zhou, M. Ikeda, and H. Yang, *J. Phys. D: Appl. Phys.* **52**, 425102 (2019).
- 32) I. C. Kizilyalli, A. P. Edwards, H. Nie, D. Disney, and D. Bour, *IEEE Trans. Electron Devices* **60**, 3067 (2013).
- 33) K. Nomoto et al., *IEEE Int. Electron Devices Meeting (IEDM)*, 2015, p. 9.7.1, 10.1109/IEDM.2015.7409665.
- 34) K. Nomoto, B. Song, Z. Hu, M. Zhu, M. Qi, N. Kaneda, T. Mishima, T. Nakamura, D. Jena, and H. G. Xing, *IEEE Electron Device Lett.* **37**, 161 (2016).