

Study of Interface Traps in AlGaIn/GaN MISHEMTs Using LPCVD SiN_x as Gate Dielectric

Xing Lu, Kun Yu, Huaxing Jiang, Anping Zhang, *Senior Member, IEEE*, and Kei May Lau, *Fellow, IEEE*

Abstract—Interface trapping is one of the most notorious effects that limit device performance in GaN-based MIS high electron mobility transistors (MISHEMTs). In this paper, we present a comprehensive study on interface traps in AlGaIn/GaN MISHEMTs using low pressure chemical vapor deposition SiN_x as gate dielectric. We combined the trapping analysis in MIS diodes and actual MISHEMTs to estimate the interface trap state densities (D_{it}) and their distributions in the device, and to investigate their influence on device electrical properties. Two types of interface traps with different emission time constants, designated as “slow” and “fast” traps, were identified and characterized by means of pulse-mode current-voltage measurements and a frequency dependent conductance method. It was found that “fast” traps located in the device access region could be effectively restrained by passivation using plasma enhanced chemical vapor deposition SiN_x. However, “slow” traps, no matter whether located beneath the metal gate or in the access region, were less influenced by passivation. Due to the strong interference of traps in the access region, D_{it} extraction using the conventional conductance method was not accurate for the lateral GaN-based MIS diodes. A modified small-signal equivalent circuit that includes the impedance of traps in the access region is proposed. Proper passivation for the device access region is essential when using the conductance method for GaN-based MIS devices.

Index Terms—AlGaIn/GaN MIS high electron mobility transistors (MISHEMTs), current collapse, interface traps, low pressure chemical vapor deposition (LPCVD) SiN_x, passivation.

I. INTRODUCTION

OWING to their excellent material properties, such as large breakdown field, high electron mobility, and good thermal conductivity, GaN-based high electron mobility transistors (HEMTs) are highly attractive for next-generation

high-efficiency and high-voltage power applications [1], [2]. In order to suppress the gate leakage and enlarge the gate swing in HEMT devices with a Schottky gate, most recent developments have focused on MIS structures.

Various types of insulators have been deposited on the III–nitride heterostructures as a gate dielectric, such as Al₂O₃ and HfO₂ grown by atomic layer deposition (ALD) [3]–[6], SiO₂ deposited by plasma enhanced chemical vapor deposition (PECVD) [7], [8], and SiN_x grown by PECVD or *in situ* metal-organic chemical vapor deposition [9]–[11]. However, the insertion of a gate dielectric brings in high-density trap states (10^{10} to 10^{14} cm⁻²eV⁻¹) located at the additional dielectric/III–nitride interface. The interface traps are usually induced by structural damage, oxidation-induced defects, or dangling bonds [12]. It has also been found that the interface traps are extremely sensitive to certain fabrication processes, such as surface preparation, dielectric deposition, and postdeposition annealing [13], [14]. The interface traps, always with a broad time constant range, are in electrical communication with the underlying III–nitride heterostructures through a charging/discharging process depending on the surface potential, thus deteriorating the device performance and stability.

Accurate characterization of interface traps is indispensable to the development of high-quality gate stacks and effective surface passivation for GaN-based MISHEMTs. Relatively deep interface traps with long emission time constants usually exist due to the wide bandgap nature of the III–nitride material, restricting its detectable energy depth [15]. A frequency-dependent conductance method has been widely used to evaluate the interface traps in AlGaIn/GaN MIS structures [4], [10], [16], [17]. However, the conventional small-signal equivalent circuit model of the conductance method does not consider the influence of the access region in lateral devices, such as GaN-based MISHEMTs, which may cause error in the interface trap extraction.

Studies have shown that passivation can effectively suppress the virtual gate formed by the interface traps physically located at the access region of a GaN-based HEMT [18]. Therefore, with proper access region passivation, an interface trap analysis using the conductance method would be more accurate. In the literature, most reported GaN-based MIS-diodes under test are not well passivated during the extraction of interface traps using the frequency dependent conductance method [4], [10], [17].

Manuscript received September 30, 2016; revised January 8, 2017; accepted January 13, 2017. Date of publication January 31, 2017; date of current version February 24, 2017. This work was supported in part by the National Natural Science Foundation of China under Grant 51507131, in part by the State Key Laboratory of Electrical Insulation and Power Equipment under Grant EIPE16302, and in part by the Research Grants Council theme-based research scheme of the Hong Kong Special Administrative Region Government under Grant T23-612/12-R. The review of this paper was arranged by Editor I. Omura.

X. Lu, K. Yu, and A. Zhang are with the State Key Laboratory of Electrical Insulation and Power Equipment, Xi'an Jiaotong University, Xi'an 710049, China (e-mail: eexlu@connect.ust.hk).

H. Jiang and K. M. Lau are with the Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Kowloon, Hong Kong.

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TED.2017.2654358




Fig. 1. Interface trap locations and their influence on electrical performance in AlGaIn/GaN MISHEMTs.

Previously, it has been reported that interface traps as well as buffer and barrier traps can contribute to current collapse through a similar physical mechanism involving capture and emission of tunneled electrons from the gate metal [18]–[22]. As shown in Fig. 1, interface traps under the gate mostly result in threshold voltage instability, while interface traps in the gate–drain access region can lead to dynamic ON-resistance ($\text{Dyn.}R_{\text{ON}}$) degradation due to the depletion of 2-D electron gas (2DEG). The conductance method and most other capacitance measurements are implemented on large-area MIS-diode structures, while an actual MISHEMT device always has a much smaller gate capacitance (typically lower than 1–5 pF). The electric field distribution in a large-area MIS diode is significantly different from that in an actual MISHEMT. The results obtained by analyzing an MIS diode can provide information on the interface traps, but do not give a clear indication of where those traps are located in the MISHEMT or of how they affect the performance of the actual MISHEMT device [19].

Recently, low pressure chemical vapor deposition (LPCVD) SiN_x has been demonstrated as a promising gate dielectric and passivation material for AlGaIn/GaN MISHEMTs due to its high-temperature and plasma-free deposition process, which can lead to high film quality and less damage to the AlGaIn barrier [23], [24]. In this paper, we present a comprehensive study on interface traps in AlGaIn/GaN MISHEMTs with an LPCVD SiN_x gate dielectric. Four types of samples, LPCVD SiN_x /AlGaIn/GaN MISHEMTs with and without extra PECVD SiN_x passivation and LPCVD SiN_x /AlGaIn/GaN MIS diodes with and without extra PECVD SiN_x passivation, were studied. The MIS diodes were prepared on the same chip as the MISHEMTs. Pulse-mode current–voltage ($I - V$) measurements were performed on the MISHEMTs to evaluate the traps with relatively long emission time constants (designated as “slow” traps), while the frequency-dependent conductance method was implemented on the MIS diodes to estimate the traps with relatively short emission time constants (designated as “fast” traps). We combined the characterizations of both MIS diodes and MISHEMTs to locate and analyze the interface traps. By comparing the devices with and without passivation, the influence of the devices’ access region on the interface trap characterization using the conductance method was investigated. Furthermore, we propose a new small-signal equivalent circuit that includes the impedance of the trap states in the




Fig. 2. Schematic diagrams of the LPCVD SiN_x /AlGaIn/GaN MISHEMT and MIS diode with PECVD SiN_x passivation.




Fig. 3. Double-mode dc transfer curves of LPCVD SiN_x /AlGaIn/GaN MISHEMTs with and without PECVD SiN_x passivation ($V_{\text{DS}} = 10 \text{ V}$).

access region. The passivation effects for the “fast” and “slow” traps in the fabricated MISHEMTs are also discussed.

II. DEVICE PERFORMANCE

The LPCVD SiN_x /AlGaIn/GaN MISHEMTs and MIS diodes in this paper were fabricated using an $\text{Al}_{0.3}\text{Ga}_{0.7}\text{N}$ /GaN-on-sapphire sample. The thicknesses of the LPCVD SiN_x gate dielectric and PECVD SiN_x passivation are 30 and 100 nm, respectively. Fig. 2 shows the architectures of the fabricated LPCVD SiN_x /AlGaIn/GaN MISHEMT and MIS diode with an extra PECVD SiN_x passivation. The MISHEMTs discussed in this paper feature a gate length (L_G) of 2 μm , a gate width (W_G) of 10 μm , a gate-to-drain distance (L_{GD}) of 12 μm , and a gate-to-source distance (L_{GS}) of 2 μm . The gate diameter of MIS diode is 200 μm and the distance between the gate and ohmic contact is 20 μm . More details of the device fabrication process can be found in our previous report [25].

A. DC Characteristics of LPCVD SiN_x MISHEMTs

Figs. 3 and 4 compare the dc characteristics of the LPCVD SiN_x /AlGaIn/GaN MISHEMTs with and without PECVD SiN_x passivation. The double-mode transfer characteristics with a forward and reverse sweep between -20 and 5 V are shown in Fig. 3. For the unpassivated MISHEMT, significant peak transconductance and drain current degradation were observed during the forward sweep, suggesting severe




Fig. 4. DC output characteristics of LPCVD $\text{SiN}_x/\text{AlGaIn}/\text{GaN}$ MISHEMTs with and without PECVD SiN_x passivation. The drain bias was swept from 0 to 15 V, while the gate voltage was stepped up (solid lines) and down (dash lines).

current collapse. In contrast, the double-mode transfer curves for the passivated MISHEMT exhibited negligible discrepancies under the double-mode sweep conditions, indicating the suppression of trap-induced current collapse by passivation. Fig. 4 plots the output curves measured with the gate bias stepping up and down. In the MISHEMT without passivation, the drain current density is obviously lower at high gate bias ($V_{GS} = 2$ and -2 V) when the gate bias is stepped up from -18 to 2 V. In the linear region of the output curves, the passivated device exhibited smaller dispersion between the step-up and the step-down measurements when compared to the unpassivated device.

When comparing Figs. 3(b) and 4(b), it can be seen that the double-mode output characteristics for the passivated device show more obvious discrepancy ($V_{GS} = -6$ and -10 V) than that in the transfer curves. This could be attributed to the trapping effects in the device gate region [26]. In our experiments, the output measurements last much longer than the transfer measurements, resulting in a longer gate stress time and more serious trapping in the device.

B. C - V Measurements of LPCVD SiN_x MIS Diodes

The LPCVD $\text{SiN}_x/\text{AlGaIn}/\text{GaN}$ MIS diodes showed an extremely low gate leakage current of about 10^{-8} A/cm² at $V_{GS} = -20$ and 10 V, implying the high quality of the LPCVD SiN_x film. Double-mode C - V measurements with a frequency of 100 kHz were carried out on both the MIS diodes with and without passivation. For both the samples, the obtained C - V curves had two rising slopes, which is the characteristic feature of MIS heterostructures with a high-quality dielectric/III-nitride interface [15], [27].

As shown in Fig. 5, both MIS diodes exhibited a large clockwise hysteresis and threshold voltage shift (ΔV_{TH}). Such hysteresis can be attributed to acceptor-like traps located within the gate dielectrics or at the dielectric/III-nitride interface with a relatively long emission time constant [10], [27]. This kind of “slow” trap captures electrons during the forward sweep and cannot emit electrons during the reverse sweep due to the long emission time constant, resulting in the positive




Fig. 5. Capacitance measurements for the LPCVD $\text{SiN}_x/\text{AlGaIn}/\text{GaN}$ MIS diodes with and without PECVD SiN_x passivation.

threshold voltage shift. In this paper, the ΔV_{TH} values of the passivated and unpassivated MIS diodes are similar to each other, suggesting that the passivation has less influence on these “slow” traps when located beneath the device’s metal gate.

Previous studies have suggested that the typical C - V curves of the GaN-based MIS diodes with ALD Al_2O_3 as gate dielectric includes a steep step with a negligible hysteresis and a less steep one with a large hysteresis [27], [28], which were different from the results in this paper using LPCVD SiN_x gate dielectric. However, large hysteresis for both rising slopes was observed in the C - V curves of MIS diodes with PECVD SiN_x gate dielectric reported in [29]. This suggests that the C - V hysteresis behavior probably depends on the gate dielectric material. On the other hand, the gate bias with an extremely wide range from -20 to 10 V in this paper probably further aggravated the threshold voltage instability.

III. INTERFACE TRAP CHARACTERIZATION

In order to evaluate the interface traps, pulse-mode I - V measurements and the frequency-dependent conductance method were performed on the LPCVD $\text{SiN}_x/\text{AlGaIn}/\text{GaN}$ MISHEMTs and MIS diodes, respectively. We associated the trap analyses in actual MISHEMTs and MIS diodes to investigate the locations of interface traps and their influence on the electrical properties of the devices.

A. Pulse-Mode I_{DS} - V_{GS} Measurements

Pulse-mode I_{DS} - V_{GS} measurements have been used for interface trap analysis in GaN-based MISHEMTs in previous works [15], [30]. In this paper, a similar method was used on LPCVD $\text{SiN}_x/\text{AlGaIn}/\text{GaN}$ MISHEMTs with various device dimensions: $L_G/L_{GS}/L_{GD}/W_G = 2/2/12/10$ μm and $2/1/1/10$ μm . It should be noted that the devices have the same gate length but different access regions.

Fig. 6 shows the pulse-mode hysteresis characteristics of the unpassivated and passivated MISHEMTs with $L_G/L_{GS}/L_{GD}/W_G = 2/2/12/10$ μm . The pulsewidth W_p and the pulse period P_p are 5 μs and 100 ms, respectively. V_{DS} was kept at a low value of 1 V, in order to maintain a nearly uniform occupancy of the interface traps in the gate




Fig. 6. Pulse-mode I_{DS} - V_{GS} characteristics of the (a) unpassivated and (b) passivated LPCVD SiN_x /AlGaIn/GaN MISHEMT with $(L_G L_{GS} L_{GD} W_G) = (2 \ 2 \ 12 \ 10) \ \mu\text{m}$. The pulsed width and pulse period are $5 \ \mu\text{s}$ and $100 \ \text{ms}$, respectively.

region and reduce the field-assisted detrapping [30]. In an ideal hysteresis characterization, the interface traps (acceptor-like) are supposed to be empty during the up sweep and to be filled with electrons during the down sweep [30]. The up-sweep pulsed I_{DS} - V_{GS} curve in Fig. 6 with a low V_{GS_base} of $-15 \ \text{V}$ is regarded as a baseline with minimal electron trapping in the interface traps. In the down sweep with a high V_{GS_base} , interface traps below the Fermi level with emission time constants longer than the pulsed width would remain filled with electrons, leading to a positive shift of V_{TH} . In contrast, interface traps with emission time constants shorter than the pulsed width would emit electrons before each measurement point and thus could not be detected using this method [15], [30].

The interface trap state density D_{it} can be determined by

$$D_{it} = \frac{C_{OX} \cdot \Delta V_{TH}}{q^2} \quad (1)$$

where $C_{OX} = 192 \ \text{nF/cm}^2$.

The emission time is assumed to limit the capture-emission process, since trap emission is normally much slower than trap capture. If the interface trap has an emission time constant longer than the period of the effective test signal (i.e., W_P), the trap is defined as a “slow”




Fig. 7. Interface trap state density extracted from the pulse-mode I_{DS} - V_{GS} measurements for the MISHEMTs with and without passivation.

trap [10], [12]. The interface traps characterized using pulsed I_{DS} - V_{GS} measurements are designated as “slow” traps if they have emission time constants longer than $5 \ \mu\text{s}$ in this paper. The detectable energy range can be deduced from Shockley-Read-Hall statistics

$$\tau = \frac{1}{v_{th} \sigma_n N_c} \exp\left(\frac{E_C - E_T}{kT}\right) \quad (2)$$

where v_{th} , σ_n , and N_c are the electron thermal velocity, electron capture cross section and electron concentration at the effective density of states in the conduction band in GaN, respectively, [15], [27]. In this paper, the detectable energy range was calculated to be $E_C - E_T \geq 0.38 \ \text{eV}$. To detecting shallower interface traps, smaller pulsed width needs to be adopted in the pulse-mode I - V method.

It should be noted that the pulse-mode I - V method cannot distinguish D_{it} as a function of E_T [30]. Fig. 7 plots D_{it} versus V_G extracted from the pulsed I_{DS} - V_{GS} measurements for the MISHEMTs with various device dimensions. The D_{it} of the MISHEMTs with different access regions but the same gate length showed very little discrepancy for both the passivated and unpassivated devices, suggesting that the interface traps characterized by the pulsed I_{DS} - V_{GS} measurements were mainly located under the device gate. Also, the difference between D_{it} in the MISHEMTs with and without PECVD SiN_x passivation was small, indicating that the PECVD SiN_x passivation layer had less influence on the “slow” traps that were located in the MISHEMTs’ gate region. This is in agreement with the results obtained from the C - V measurements in the MIS diodes.

B. Frequency Dependent Conductance Method

The frequency dependent conductance method, based on measuring the equivalent parallel conductance (G_P) of an MIS capacitor as a function of gate bias and frequency, is one of the most sensitive methods to determine D_{it} [12]. The conductance represents the loss mechanism due to the capture and emission of electrons by interface traps, and thus can be used for D_{it} mapping [12].

Fig. 8(a) shows the small-signal equivalent circuit of an MIS capacitor appropriate to the frequency dependent




Fig. 8. Small-signal equivalent circuits for conductance measurements; (a) MIS capacitor with interface trap time constant $\tau_{it}=R_{it}C_{it}$, (b) Simplified circuit used in conductance-based D_{it} analysis, (c) including the impedance of traps in access region, and (d) equivalent parallel circuit model of (c).




Fig. 9. Frequency dependent conductance as a function of radial frequency for the (a) unpassivated and (b) passivated MIS diode biased at selected gate voltage. The solid lines are fitting curves.

conductance method. The capacitance C_{it} and the resistance R_{it} represent the interface traps with a time constant of $\tau_{it} = R_{it}C_{it}$. For convenience, the circuit is simplified into Fig. 8(b) with the parallel capacitance C_P and conductance G_P . Assuming a continuum of trap levels, G_P can be expressed as

$$\frac{G_P}{\omega} = \frac{qD_{it}}{2\omega\tau_{it}} \ln[1 + (\omega\tau_{it})^2] \quad (3)$$

where ω is the radial frequency and τ_{it} is the trap time constant given by the Shockley-Read-Hall statistics [12], [31].

Fig. 9 shows the G_P/ω versus ω curves measured at selected gate biases for the unpassivated and passivated MIS




Fig. 10. Interface trap density as a function of the energy level depth below the conduction band for the MIS diodes with and without PECVD SiN_x passivation.

diodes. D_{it} and their corresponding trap energy levels below the conduction band were extracted by fitting the experimental data using (3) and (1). The extracted D_{it} for the MIS diodes with and without PECVD SiN_x passivation are plotted in Fig. 10. The interface traps characterized by the conductance method exhibited short emission time constants in the range between 0.2 and 5 μs , and are classified as “fast” traps in this paper.

According to the small-signal equivalent circuit model of the conventional conductance method, the extracted D_{it} should be located under the MIS diode gate. Therefore, D_{it} value measured in the passivated and unpassivated devices should be closely similar to each other, since the passivation has little influence on the interface conditions under the MIS diode metal gate. However, it was found that the unpassivated device exhibited much higher D_{it} , almost double when compared with that observed in the passivated device, which was in conflict with our expectation.

The result suggests that the passivation conditions for the access region in a GaN-based MISHEMT strongly affect the accuracy of D_{it} extraction using the conventional conductance method. Therefore, the influence of the access region should be considered and proper passivation for the access region is essential when using the conductance method to analyze the interface traps in AlGaIn/GaN MISHEMTs.

A modified MIS diode equivalent circuit that considers the influence of access region traps is proposed, as shown in Fig. 8(c). C_a and R_a represent the series impedance of the traps in the access region, which can be replaced by the parallel conductance G'_a and capacitance C'_a . Similar to Fig. 8(a) and (b), the capacitance C_B , C_{it} and the resistance R_{it} can be replaced with the parallel conductance G_P and capacitance C_P . Fig. 8(d) shows the simplified equivalent parallel circuit model of Fig. 8(c). The total measured parallel conductance in this circuit is given by

$$\frac{G'_P}{\omega} = \frac{G_P}{\omega} + \frac{G'_a}{\omega} \quad (4)$$

where G_P is the parallel conductance that represents the real interface traps under gate, G'_a is the extra conductance related to the influence of the traps states in access region.




Fig. 11. Transient OFF-to-ON switching measurements under various stress periods from 8 μ s to 8 ms. The applied pulsewidth is 0.8 μ s. The MISHEMTs with and without passivation were switched from the off state with a quiescent bias of $(V_{GSQ}, V_{DSQ}) = (-18, 40$ V) to the ON state with a gate bias of 2 V.

According to (3), G_p/ω has a maximum and at that maximum $D_{it} = 2.5G_p/q\omega$. D_{it} extracted from the measured parallel conductance G_p'/ω (note $G_p'/\omega > G_p/\omega$) using conventional conductance method will be overestimated due to the existence of G_a' if the device is not properly passivated.

The modified small-signal equivalent circuit is still far from a perfect model to fully explain the influence of the access region on trapping analysis using the conductance method. As shown in Fig. 9, the maximum G_p/ω for the devices with and without passivation are not located at the same radial frequency, indicating the complexity of the situation. Nevertheless, this paper provides a concise and qualitative description of the issue.

On the other hand, D_{it} discrepancies between the samples with and without passivation reduced as the trap energy levels ($E_C - E_T$) increased, as shown in Fig. 10, indicating that proper passivation can effectively restrain the relatively shallow traps but has less influence on the relatively deep traps in the access region.

In brief, the combination of “slow” traps ($\tau_{it} > 5$ μ s) obtained using pulsed $I_{DS} - V_{GS}$ measurements and “fast” traps (0.2 μ s $< \tau_{it} < 5$ μ s) characterized by the frequency dependent conductance method gives a comprehensive indication of where these traps are located and how they are influenced by passivation.

IV. TRAP RELATED CURRENT COLLAPSE ANALYSIS

To further investigate the influence of interface traps on device performance, transient OFF-to-ON switching measurements were performed on the LPCVD SiN_x/AlGaIn/GaN MISHEMTs with and without PECVD SiN_x passivation.

Fig. 11 shows the transient OFF-to-ON switching tests under various stress periods from 8 μ s to 8 ms. The MISHEMTs were switched from the OFF state with a quiescent bias of $(V_{GSQ}, V_{DSQ}) = (-18, 40$ V) to the ON state with a gate bias of 2 V. The pulsed output curves of the unpassivated MISHEMT exhibited significantly higher dispersion than those of the passivated device. As shown in Fig. 12, dynamic R_{ON} was extracted from the linear regime (V_{DS} : 0 to 6 V) of the pulsed output curve. The passivated MISHEMT exhibited




Fig. 12. Dynamic R_{ON} under various pulse periods extracted from Fig. 11.

much lower dynamic R_{ON} degradation even with a stress period of 8 ms. In pulse measurements with a high V_{DSQ} , tunneled gate electrons become trapped by interface traps in the extrinsic gate-drain access region due to the high electric field, which depletes the 2-DEG in the access region, resulting in the dynamic R_{ON} degradation in the unpassivated device [20], [22], [32]. More electrons will then be trapped with the increasing stress period, and cannot respond to the test signal, further deteriorating the device dynamic performance.

For the PECVD SiN_x passivated MISHEMT, the alleviated current collapse can be attributed to the suppression of shallow traps by passivation, while the steep increase of dynamic R_{ON} with a pulse period of 8 ms, as shown in Fig. 12, is related to deep traps located at the interface or AlGaIn barrier [22], [32]. Due to the improved surface passivation, trapping by shallow traps is restrained to a great extent, and thus, the trapping of electrons by deep traps becomes the most prominent mechanism. This, in turn, verifies that the passivation in this paper can effectively restrain the “fast” traps with a relatively shallow energy level (shallow traps) located at the access region but has less influence on the “slow” traps with a relatively deep energy level (deep traps).

V. CONCLUSION

We performed a comprehensive investigation of the interface traps in LPCVD SiN_x/AlGaIn/GaN MISHEMTs by combining pulse-mode $I - V$ measurements performed on MISHEMTs with various device dimensions and the frequency dependent conductance method implemented on MIS diodes. Two types of interface traps with different emission time constants, designated as “slow” (deep) and “fast” (shallow) traps, were identified and characterized. Interface traps under the device metal gate mostly result in ΔV_{TH} , while interface traps in the gate-drain access region can contribute to current collapse by trapping electrons that have tunneled from the gate. By comparing the devices with and without PECVD SiN_x passivation, we found that the passivation can effectively restrain the shallow traps in the access region, but has less influence on the deep traps both in the access region and under the metal gate. Thus, the PECVD SiN_x passivation may not be able to fully eliminate current collapse due to the existence of deep traps located at the interface or in the AlGaIn barrier or buffer, as verified by transient OFF-to-ON switching tests.

Moreover, a modified small-signal equivalent circuit that considers the influence of the access region has been proposed to explain the overestimation of D_{it} characterized using the conventional frequency dependent conductance method. To accurately extract the interface trap state density in GaN-based MIS heterostructures using the conductance method, proper passivation for the access region is essential.


REFERENCES

- [1] U. K. Mishra, L. Shen, T. E. Kazior, and Y.-F. Wu, "GaN-based RF power devices and amplifiers," *Proc. IEEE*, vol. 96, no. 2, pp. 287–305, Feb. 2008, doi: 10.1109/JPROC.2007.911060.
- [2] M. Ishida, T. Ueda, T. Tanaka, and D. Ueda, "GaN on Si technologies for power switching devices," *IEEE Trans. Electron Devices*, vol. 60, no. 10, pp. 3053–3059, Oct. 2013, doi: 10.1109/TED.2013.2268577.
- [3] P. D. Ye *et al.*, "GaN metal-oxide-semiconductor high-electron-mobility-transistor with atomic layer deposited Al_2O_3 as gate dielectric," *Appl. Phys. Lett.*, vol. 86, no. 6, p. 063501, 2005.
- [4] D. Gregušová *et al.*, "Trap states in AlGaIn/GaN metal-oxide-semiconductor structures with Al_2O_3 prepared by atomic layer deposition," *J. Appl. Phys.*, vol. 107, no. 10, p. 106104, 2010.
- [5] O. I. Saadat, J. W. Chung, E. L. Piner, and T. Palacios, "Gate-first AlGaIn/GaN HEMT technology for high-frequency applications," *IEEE Electron Device Lett.*, vol. 30, no. 12, pp. 1254–1256, Nov. 2009.
- [6] Y. C. Chang *et al.*, "Structural and electrical characteristics of atomic layer deposited high k HfO_2 on GaN," *Appl. Phys. Lett.*, vol. 90, no. 23, p. 232904, 2007.
- [7] P. Chen, W. Wang, S. J. Chua, and Y. D. Zheng, "High-frequency capacitance-voltage measurement of plasma-enhanced chemical-vapor-deposition-grown $\text{SiO}_2/\text{n-GaN}$ metal-insulator-semiconductor structures," *Appl. Phys. Lett.*, vol. 79, no. 21, pp. 3530–3532, 2001.
- [8] E. A. Alam *et al.*, "Effect of surface preparation and interfacial layer on the quality of SiO_2/GaN interfaces," *J. Appl. Phys.*, vol. 109, no. 8, p. 084511, 2011.
- [9] X. Hu *et al.*, " $\text{Si}_3\text{N}_4/\text{AlGaIn/GaN}$ -metal-insulator-semiconductor heterostructure field-effect transistors," *Appl. Phys. Lett.*, vol. 79, no. 17, p. 2832, 2001.
- [10] X. Lu, J. Ma, H. Jiang, C. Liu, and K. M. Lau, "Low trap states in *in situ* $\text{Si}_3\text{N}_4/\text{AlN/GaN}$ metal-insulator-semiconductor structures grown by metal-organic chemical vapor deposition," *Appl. Phys. Lett.*, vol. 105, no. 10, p. 102911, 2014.
- [11] P. Moens *et al.*, "An industrial process for 650V rated GaN-on-Si power devices using *in-situ* SiN as a gate dielectric," in *Proc. ISPSD*, Jun. 2014, pp. 374–377.
- [12] D. K. Schroder, *Semiconductor Material and Device Characterization*. 3rd ed. New York, NY, USA: Wiley, 2006, pp. 347–350.
- [13] B. S. Eller, J. Yang, and R. J. Nemanich, "Electronic surface and dielectric interface states on GaN and AlGaIn," *J. Vac. Sci. Technol. A, Vac. Surf. Films*, vol. 31, no. 5, p. 050807, 2013.
- [14] R. D. Long and P. C. McIntyre, "Surface preparation and deposited gate oxides for gallium nitride based metal oxide semiconductor devices," *Materials*, vol. 5, pp. 1297–1335, Jul. 2012.
- [15] S. Yang, S. Liu, Y. Li, C. Liu, and K. J. Chen, "AC-capacitance techniques for interface trap analysis in GaN-based buried-channel MIS-HEMTs," *IEEE Trans. Electron Devices*, vol. 62, no. 6, pp. 1870–1878, Jun. 2015.
- [16] J. J. Freedman, T. Kubo, and T. Egawa, "Trap characterization of *in situ* metal-organic chemical vapor deposition grown AlN/AlGaIn/GaN metal-insulator-semiconductor heterostructures by frequency dependent conductance technique," *Appl. Phys. Lett.*, vol. 99, no. 3, p. 033504, 2011.
- [17] P. Kordoš, R. Stoklas, D. Gregušová, and J. Novák, "Characterization of AlGaIn/GaN metal-oxide-semiconductor field-effect transistors by frequency dependent conductance analysis," *Appl. Phys. Lett.*, vol. 94, pp. 223512–1–223512-3, Jun. 2009, doi: 10.1063/1.3148830.
- [18] R. Vetry, N. Q. Zhang, S. Keller, and U. K. Mishra, "The impact of surface states on the DC and RF characteristics of AlGaIn/GaN HFETs," *IEEE Trans. Electron Devices*, vol. 48, no. 3, pp. 560–566, Mar. 2001, doi: 10.1109/16.906451.
- [19] D. Bisi *et al.*, "Deep-level characterization in GaN HEMTs—Part I: Advantages and limitations of drain current transient measurements," *IEEE Trans. Electron Devices*, vol. 60, no. 10, pp. 3166–3175, Oct. 2013.
- [20] M. Faqir *et al.*, "Mechanisms of RF current collapse in AlGaIn-GaN high electron mobility transistors," *IEEE Trans. Device Mater. Rel.*, vol. 8, no. 2, pp. 240–247, Feb. 2008.
- [21] D. Jin and J. A. D. Alamo, "Mechanisms responsible for dynamic ON-resistance in GaN high-voltage HEMTs," in *Proc. IEEE 24th Int. Symp. Power Semiconductor Devices ICs (ISPSD)*, Jun. 2012, pp. 333–336.
- [22] B. Syamal, X. Zhou, S. B. Chiah, A. M. Jesudas, S. Arulkumar, and G. I. Ng, "A comprehensive compact model for GaN HEMTs, including quasi-steady-state and transient trap-charge effects," *IEEE Trans. Electron Devices*, vol. 63, no. 4, pp. 1478–1485, Mar. 2016.
- [23] M. Hua *et al.*, "650-V GaN-based MIS-HEMTs using LPCVD- Si_3N_4 as passivation and gate dielectric," in *Proc. ISPSD*, May 2015, pp. 241–244.
- [24] Z. Zhang *et al.*, "Studies on high-voltage GaN-on-Si MIS-HEMTs using LPCVD Si_3N_4 as gate dielectric and passivation layer," *IEEE Trans. Electron Devices*, vol. 63, no. 2, pp. 731–738, Feb. 2016.
- [25] K. Yu, C. Liu, H. Jiang, X. Lu, K. M. Lau, and A. Zhang, "Investigation of the interface traps and current collapse in LPCVD $\text{Si}_3\text{N}_4/\text{AlGaIn/GaN}$ MISHEMTs," in *Proc. CS MANTECH*, 2016, pp. 297–300.
- [26] T. Chang *et al.*, "Phenomenon of drain current instability on p-GaN gate AlGaIn/GaN HEMTs," *IEEE Trans. Electron Devices*, vol. 62, no. 2, pp. 339–345, Feb. 2015.
- [27] C. Mizue, Y. Hori, M. Miczek, and T. Hashizume, "Capacitance-voltage characteristics of $\text{Al}_2\text{O}_3/\text{AlGaIn/GaN}$ structures and state density distribution at $\text{Al}_2\text{O}_3/\text{AlGaIn}$ interface," *Jpn. J. Appl. Phys.*, vol. 50, no. 2, p. 021001, Feb. 2011.
- [28] S. Huang, S. Yang, J. Roberts, and K. J. Chen, "Threshold voltage instability in $\text{Al}_2\text{O}_3/\text{GaN}/\text{AlGaIn/GaN}$ metal-insulator-semiconductor high-electron mobility transistors," *Jpn. J. Appl. Phys.*, vol. 50, no. 11R, p. 110202, 2011.
- [29] M. Fagerlind *et al.*, "Investigation of the interface between silicon nitride passivations and AlGaIn/AlN/GaN heterostructures by C(V) characterization of metal-insulator-semiconductor-heterostructure capacitors," *J. Appl. Phys.*, vol. 108, no. 1, p. 014508, 2010.
- [30] N. Ramanan, B. Lee, and V. Misra, "Comparison of methods for accurate characterization of interface traps in GaN MOS-HFET devices," *IEEE Trans. Electron Devices*, vol. 62, no. 2, pp. 546–553, Feb. 2015, doi: 10.1109/TED.2014.2382677.
- [31] R. Stoklas, D. Gregušová, J. Novák, A. Vescan, and P. Kordoš, "Investigation of trapping effects in AlGaIn/GaN/Si field-effect transistors by frequency dependent capacitance and conductance analysis," *Appl. Phys. Lett.*, vol. 93, no. 12, p. 124103, 2008.
- [32] J. Joh and J. A. del Alamo, "A current-transient methodology for trap analysis for GaN high electron mobility transistors," *IEEE Trans. Electron Devices*, vol. 58, no. 1, pp. 132–140, Jan. 2011.




Xing Lu received the B.S. degree from Fudan University, Shanghai, China, and the Ph.D. degree from The Hong Kong University of Science and Technology, Hong Kong.

He is currently an Associate Professor with the State Key Laboratory of Electrical Insulation and Power Equipment, School of Electrical Engineering, Xi'an Jiaotong University, Xi'an, China.



Kun Yu received the B.S. degree in electronics and information engineering from Xi'an Jiaotong University, Xi'an, China, in 2014, where he is currently pursuing the M.S. degree with the Department of Microelectronics.



Huaxing Jiang received the B.S. degree in electronic engineering from Zhejiang University, Hangzhou, China, in 2012. He is currently pursuing the Ph.D. degree with the Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Hong Kong.

His current research interests include the design and fabrication of GaN-based devices for power and RF applications.

Anping Zhang's photograph and biography not available at the time of publication.



Kei May Lau (S'78–M'80–SM'92–F'01) received the B.S. and M.S. degrees in physics from the University of Minnesota, Minneapolis, MN, USA, and the Ph.D. degree in electrical engineering from Rice University, Houston, TX, USA.

She is currently a Fang Professor of Engineering with The Hong Kong University of Science and Technology, Hong Kong, where she is involved in compound semiconductor materials and device research for high-speed and photonic applications.